( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor.

, , , , , и . LASCAS, стр. 93-96. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hugh Jones

Jens Olaf Jonescheit

Janet Jones-Ullmann

Arun W Jones

Sara Jones

 

Другие публикации лиц с тем же именем

Hardware design of DC/CFL intra-prediction decoder for the AV1 codec., , , и . SBCCI, стр. 16. ACM, (2019)An UHD 4K@60fps Dual Self-Guided Filter Targeting the AV1 Decoder., , , , , , , и . SBCCI, стр. 1-6. IEEE, (2022)An HEVC multi-size DCT hardware with constant throughput and supporting heterogeneous CUs., , , , и . ISCAS, стр. 2202-2205. IEEE, (2016)A High-Throughput Design for the H.266/VVC Low-Frequency Non-Separable Transform., , , , и . ISCAS, стр. 1798-1802. IEEE, (2022)Objective and Subjective Video Quality Assessment in Mobile Devices for Low-Complexity H.264/AVC Codecs., , , , , , , и . WebMedia, стр. 429-432. ACM, (2017)Low-power hardware design for the HEVC Binary Arithmetic Encoder targeting 8K videos., , , , и . SBCCI, стр. 1-6. IEEE, (2016)An efficient sub-sample interpolator hardware for VP9-10 standards., , , , , , , и . ICIP, стр. 2167-2171. IEEE, (2016)High-Throughput CDEF Architecture for the AV1 Decoder Targeting 4K@60fps Videos., , , , и . LASCAS, стр. 1-4. IEEE, (2020)An UHD 4K@60fps Deblocking Filter Hardware Targeting the AV1 Decoder., , , , , , и . ICECS, стр. 1-4. IEEE, (2020)High-Throughput Design for a Multi-Size DCT-II Targeting the AV1 Encoder., , , и . ISCAS, стр. 1-5. IEEE, (2023)