Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A pre-emphasis circuit design for high speed on-chip global interconnect.

J. Jiang, W. Sheng, Z. Mao, and W. He. ISCAS, page 2941-2944. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jianfei Kralle

Jianfei Wang

Jianfei Wei

Ping Jiang

Xin Jiang

Other publications of authors with the same name

Design and Implementation of Flexible Dual-Mode Soft-Output MIMO Detector With Channel Preprocessing.Z. Yan, G. He, Y. Ren, W. He, J. Jiang, and Z. Mao. IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (11): 2706-2717 (2015)A Hierarchical Communication Algorithm for Distributed Deep Learning Training.J. Zhang, S. Cheng, F. Dong, K. Chen, Y. Qiao, Z. Mao, and J. Jiang. MWSCAS, page 526-530. IEEE, (2023)Reducing Memory Access Conflicts with Loop Transformation and Data Reuse on Coarse-grained Reconfigurable Architecture.Y. Chen, Z. Zhao, J. Jiang, G. He, Z. Mao, and W. Sheng. DATE, page 124-129. IEEE, (2021)Analog-to-digital converter based on single-electron tunneling transistors.C. Hu, S. Cotofana, J. Jiang, and Q. Cai. IEEE Trans. Very Large Scale Integr. Syst., 12 (11): 1209-1213 (2004)Pipeline Balancing for Integrated Mapping in High Performance Spatial Programmable Architecture.P. Liu, Z. Zhang, C. Yin, L. Chen, J. Jiang, Q. Wang, Z. Mao, and N. Jing. FPL, page 116-122. IEEE, (2023)Design of a high voltage stimulator chip for a stroke rehabilitation system.L. Zeng, X. Yi, S. Lu, Y. Lou, J. Jiang, H. Qu, N. Lan, and G. Wang. EMBC, page 834-837. IEEE, (2013)Decoupling the Multi-Rate Dataflow Execution in Coarse-Grained Reconfigurable Array.T. Hong, N. Guan, C. Yin, Q. Wang, J. Jiang, J. Jin, G. He, and N. Jing. ISCAS, page 1-5. IEEE, (2020)A CPU-FPGA Based Heterogeneous Accelerator for RepVGG.Y. Guo, M. Jiang, F. Dong, K. Yu, K. Chen, W. Qu, and J. Jiang. ASICON, page 1-4. IEEE, (2021)Bridge-NDP: Achieving Efficient Communication-Computation Overlap in Near Data Processing with Bridge Architecture.L. Chen, J. Jiang, Q. Wang, Z. Mao, and N. Jing. ASPDAC, page 460-465. IEEE, (2024)Subgraph Decoupling and Rescheduling for Increased Utilization in CGRA Architecture.C. Yin, Q. Wang, J. Jiang, W. Sheng, G. He, Z. Mao, and N. Jing. DATE, page 1394-1399. IEEE, (2021)

BibSonomy

Disambiguation of "Jiang, Jianfei"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A pre-emphasis circuit design for high speed on-chip global interconnect.

Please choose a person to relate this publication to

Jianfei Kralle

Jianfei Wang

Jianfei Wei

Ping Jiang

Xin Jiang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Jiang, Jianfei"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A pre-emphasis circuit design for high speed on-chip global interconnect.

Please choose a person to relate this publication to

Jianfei Kralle

Jianfei Wang

Jianfei Wei

Ping Jiang

Xin Jiang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A pre-emphasis circuit design for high speed on-chip global interconnect.