( en | de | ru )

 

Disambiguation of "Karakonstantis, Georgios"

Author of the publication

copydeleteadd this publication to your clipboard
Increased Leverage of Transprecision Computing for Machine Vision Applications at the Edge.

, , , , , and . J. Signal Process. Syst., 94 (10): 1101-1118 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georgios Fatouros

Georgios Fetinidis

Georgios Antonoglou

Georgios Grammatikos

Georgios Kararigas

 

Other publications of authors with the same name

Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems., , and . J. Signal Process. Syst., 68 (3): 415-431 (2012)Exploiting application resiliency for energy-efficient and adequately-reliable operation., , and . IOLTS, page 249. IEEE, (2013)Enhancing Design Space Exploration by Extending CPU/GPU Specifications onto FPGAs, , , , , , , , , and . ACM Trans. Embedded Comput. Syst., 14 (2): 33:1--33:23 (2015)Dependency-Aware Rollback and Checkpoint-Restart for Distributed Task-Based Runtimes., , , , , , and . CoRR, (2017)Containing the Nanometer "Pandora-Box": Cross-Layer Design Techniques for Variation Aware Low Power Systems., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (1): 19-29 (2011)ARETE: Accurate Error Assessment via Machine Learning-Guided Dynamic-Timing Analysis., , , , and . IEEE Trans. Computers, 72 (4): 1026-1040 (April 2023)Increased Leverage of Transprecision Computing for Machine Vision Applications at the Edge., , , , , and . J. Signal Process. Syst., 94 (10): 1101-1118 (2022)The impact of faulty memory bit cells on the decoding of spatially-coupled LDPC codes., , , , , , , , and . ACSSC, page 1627-1631. IEEE, (2015)Heterogeneous Error-Resilient Scheme for Spectral Analysis in Ultra-Low Power Wearable Electrocardiogram Devices., , , , and . ISVLSI, page 268-273. IEEE Computer Society, (2015)DRAM Characterization under Relaxed Refresh Period Considering System Level Effects within a Commodity Server., , , and . IOLTS, page 236-239. IEEE, (2018)