( en | de | ru )

 

Disambiguation of "Bhattacharya, Bhargab B."

Author of the publication

copydeleteadd this publication to your clipboard
On-Chip Sample Preparation for Multiple Targets Using Digital Microfluidics.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (8): 1131-1144 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Subhamoy Bhattacharya

Chhaya Bhattacharya

Nupur Bhattacharya

Indrajit Bhattacharya

Asitesh Bhattacharya

 

Other publications of authors with the same name

Determination of Minutiae Scores for Fingerprint Image Applications., , , , , and . ICVGIP, Allied Publishers Private Limited, (2002)Isomorph-Redundancy in Sequential Circuits., , and . IEEE Trans. Computers, 49 (9): 992-997 (2000)Area(number)-balanced hierarchy of staircase channels with minimum crossing nets., , , and . ISCAS (5), page 395-398. IEEE, (2001)Algorithms for Producing Linear Dilution Gradient with Digital Microfluidics., , , , and . CoRR, (2013)Euler vector for search and retrieval of gray-tone images., , , , and . IEEE Trans. Syst. Man Cybern. Part B, 35 (4): 801-812 (2005)COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits., and . IEEE Trans. Very Large Scale Integr. Syst., 25 (4): 1467-1476 (2017)Test pattern generation for droop faults., , , , , and . IET Comput. Digit. Tech., 4 (4): 274-284 (2010)Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 816-829 (2020)Via minimization in VLSI routing with movable terminals., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (8): 917-920 (1989)On the Suitability of Single-Walled Carbon Nanotube Bundle Interconnects for High-Speed and Power-Efficient Applications., , and . J. Low Power Electron., 10 (3): 479-494 (2014)