( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Variability-Tolerant Feedback Technique for Throughput Maximization of Trbgs with Predefined Entropy.

, , , , и . Journal of Circuits, Systems, and Computers, 19 (4): 879-895 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Massimo Viola

Massimo Malagó

Massimo Moser

Massimo Tallarida

Massimo Busin

 

Другие публикации лиц с тем же именем

Energy-Quality Scalable Integrated Circuits and Systems: Continuing Energy Scaling in the Twilight of Moore's Law., , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (4): 653-678 (2018)Reconfigurable sleep transistor for GIDL reduction in ultra-low standby power systems., , , и . CICC, стр. 1-4. IEEE, (2012)A Design Methodology for High-Speed Low-Power MCML Frequency Dividers., , и . ICECS, стр. 1308-1311. IEEE, (2006)Analysis and design of digital PRNGS based on the discretized sawtooth map., , , , и . ICECS, стр. 427-430. IEEE, (2003)Optimization and evaluation of tapered-VTH approach for energy-efficient CMOS buffers., , и . ECCTD, стр. 592-595. IEEE, (2011)PVT variations in differential flip-flops: A comparative analysis., , и . ECCTD, стр. 1-4. IEEE, (2015)Performance evaluation of the low-voltage CML D-latch topology., , и . Integr., 36 (4): 191-209 (2003)Comparative soft error evaluation of layout cells in FinFET technology., , и . Microelectron. Reliab., 54 (9-10): 2300-2305 (2014)Analysis and comparison on full adder block in submicron technology., и . IEEE Trans. Very Large Scale Integr. Syst., 10 (6): 806-823 (2002)Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I - Methodology and Design Strategies., , и . IEEE Trans. Very Large Scale Integr. Syst., 19 (5): 725-736 (2011)