Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Low-Latency In Situ Image Analytics With FPGA-Based Quantized Convolutional Neural Network.

M. Wang, K. Lee, B. Chung, S. Bogaraju, H. Ng, J. Wong, H. Shum, K. Tsia, and H. So. IEEE Trans. Neural Networks Learn. Syst., 33 (7): 2853-2866 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jona J S Kayser

Miriam J S Leis

Yun-j ng S

Yu-j ng S

Benjamin S J Wolpert

Other publications of authors with the same name

A variation-adaptive retiming method exploiting reconfigurability.Z. Guan, J. Wong, S. Chaudhuri, G. Constantinides, and P. Cheung. FPL, page 1-4. IEEE, (2013)Ultra-low latency continuous block-parallel stream windowing using FPGA on-chip memory.J. Wong, R. Shi, M. Wang, and H. So. FPT, page 56-63. IEEE, (2017)Timing Measurement Platform for Arbitrary Black-Box Circuits Based on Transition Probability.J. Wong, and P. Cheung. IEEE Trans. Very Large Scale Integr. Syst., 21 (12): 2307-2320 (2013)Classification on variation maps: a new placement strategy to alleviate process variation on FPGA.Z. Guan, J. Wong, S. Chaudhuri, G. Constantinides, and P. Cheung. IEICE Electron. Express, 11 (3): 20130912 (2014)Measuring and modeling FPGA clock variability.N. Sedcole, J. Wong, and P. Cheung. FPGA, page 258. ACM, (2008)Self-Measurement of Combinatorial Circuit Delays in FPGAs.J. Wong, N. Sedcole, and P. Cheung. ACM Trans. Reconfigurable Technol. Syst., 2 (2): 10:1-10:22 (2009)A Real-Time Coprime Line Scan Super-Resolution System for Ultra-Fast Microscopy.R. Shi, J. Wong, E. Lam, K. Tsia, and H. So. IEEE Trans. Biomed. Circuits Syst., 13 (4): 781-792 (2019)A two-stage variation-aware placement method for FPGAS exploiting variation maps classification.Z. Guan, J. Wong, S. Chaudhuri, G. Constantinides, and P. Cheung. FPL, page 519-522. IEEE, (2012)Exploiting stochastic delay variability on FPGAs with adaptive partial rerouting.Z. Guan, J. Wong, S. Chaudhuri, G. Constantinides, and P. Cheung. FPT, page 254-261. IEEE, (2013)High-Throughput Line Buffer Microarchitecture for Arbitrary Sized Streaming Image Processing.R. Shi, J. Wong, and H. So. J. Imaging, 5 (3): 34 (2019)

BibSonomy

Disambiguation of "Wong, Justin S. J."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Low-Latency In Situ Image Analytics With FPGA-Based Quantized Convolutional Neural Network.

Please choose a person to relate this publication to

Jona J S Kayser

Miriam J S Leis

Yun-j ng S

Yu-j ng S

Benjamin S J Wolpert

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wong, Justin S. J."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Low-Latency In Situ Image Analytics With FPGA-Based Quantized Convolutional Neural Network.

Please choose a person to relate this publication to

Jona J S Kayser

Miriam J S Leis

Yun-j ng S

Yu-j ng S

Benjamin S J Wolpert

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Low-Latency In Situ Image Analytics With FPGA-Based Quantized Convolutional Neural Network.