Author of the publication

Fast vectorless power grid verification using maximum voltage drop location estimation.

, , and . ASP-DAC, page 861-866. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SUALD: Spacing uniformity-aware layout decomposition in triple patterning lithography., , and . ISQED, page 566-571. IEEE, (2013)Modeling and Analysis of Mesh Tree Hybrid Power/Ground Networks with Multiple Voltage Supply in Time Domain., , , and . J. Comput. Sci. Technol., 20 (2): 224-230 (2005)Evaluating a bounded slice-line grid assignment in O(nlogn) time., , , , , , and . ISCAS (4), page 708-711. IEEE, (2003)SIAR: splitting-graph-based interactive analog router., , , and . ACM Great Lakes Symposium on VLSI, page 367-370. ACM, (2011)Optimization of via distribution and stacked via in multi-layered P/G networks., , and . Integr., 43 (3): 318-325 (2010)Application of optical proximity correction technology., , , , and . Sci. China Ser. F Inf. Sci., 51 (2): 213-224 (2008)Intelligent and kernelized placement: A survey., , and . Integr., (2022)Parallelizing SAT-based de-camouflaging attacks by circuit partitioning and conflict avoiding., , , and . Integr., (2019)Temperature-Aware Electromigration Analysis with Current-Tracking in Power Grid Networks., , and . J. Comput. Sci. Technol., 36 (5): 1133-1144 (2021)Toward a Formal and Quantitative Evaluation Framework for Circuit Obfuscation Methods., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (10): 1844-1857 (2019)