Author of the publication

Parallel global elimination algorithm and architecture design for fast block matching motion estimation.

, , and . ICASSP (5), page 153-156. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Intelligent document capturing and blending system based on robust feature matching with an active camera., , , and . ICCE, page 131-132. IEEE, (2013)3-D perception enhancement in autostereoscopic TV by depth cue for 3-D model interaction., , , and . ICCE, page 279-282. IEEE, (2016)A 473 μW wireless 16-channel neural recording SoC with RF energy harvester., , , , and . VLSI-DAT, page 1-4. IEEE, (2018)iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor., , , , and . DAC, page 90-95. ACM, (2008)A low complexity design of psycho-acoustic model for MPEG-2/4 advanced audio coding., , and . IEEE Trans. Consumer Electronics, 50 (4): 1209-1217 (2004)A Cost-Effective Design for MPEG-2 Audio Decoder with Embedded RISC Core., , and . VLSI Signal Processing, 29 (3): 255-265 (2001)ReSSP: A 5.877 TOPS/W Reconfigurable Smart-camera Stream Processor., , , , , , , and . CICC, page 1-4. IEEE, (2011)Design and implementation of a low power spike detection processor for 128-channel spike sorting microsystem., , and . ICASSP, page 3889-3892. IEEE, (2014)Four field variable block size motion compensated adaptive de-interlacing., , , and . ICASSP (2), page 913-916. IEEE, (2005)A fast and high subjective quality sprite generation algorithm with frame skipping and multiple sprites techniques., , , , , and . ICIP (1), page 193-196. IEEE, (2002)