Author of the publication

On-Chip Transient Detection Circuit for System-Level ESD Protection in CMOS ICs.

, , and . CICC, page 361-364. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ESD Protection Design of High-Linearity SPDT CMOS T/R Switch for Cellular Applications., and . ISCAS, page 1-5. IEEE, (2019)On-Chip Transient Detection Circuit for System-Level ESD Protection in CMOS ICs., , and . CICC, page 361-364. IEEE, (2006)An ESD-protected 5-GHz differential low-noise amplifier in a 130-nm CMOS process., and . CICC, page 233-236. IEEE, (2008)Design of Multiple-Charge-Pump System for Implantable Biomedical Applications., and . BioCAS, page 1-4. IEEE, (2018)On-glass digital-to-analog converter with gamma correction for panel data driver., , and . ICECS, page 202-205. IEEE, (2008)Design considerations and clinical applications of closed-loop neural disorder control SoCs., , , , , , , , and . ASP-DAC, page 295-298. IEEE, (2017)Anomalous latchup failure induced by on-chip ESD protection circuit in a high-voltage CMOS IC product., , , and . Microelectron. Reliab., 43 (8): 1295-1301 (2003)Failure analysis and solutions to overcome latchup failure event of a power controller IC in bulk CMOS technology., and . Microelectron. Reliab., 46 (7): 1042-1049 (2006)MOS-Bounded Diodes for On-Chip ESD Protection in Deep Submicron CMOS Process., , and . IEICE Trans. Electron., 88-C (3): 429-436 (2005)A CMOS Bandgap Reference Circuit for Sub-1-V Operation without Using Extra Low-Threshold-Voltage Device., , and . IEICE Trans. Electron., 88-C (11): 2150-2155 (2005)