( en | de | ru )

 

Disambiguation of "Nakamura, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
Distinction of Heart Sound and Respiratory Sound Using Body Conduction Sound Sensor Based on HPSS.

, , , , , and . ACIT, page 31:1-31:6. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shin'ichiro Nakamura

Makoto Nakamura

Akira Nakamura

Hiroshi Murata

Hiroshi Kawabe

 

Other publications of authors with the same name

Scenario Analysis for Clean Energy Vehicles in UK Considering Introduction of Renewable Energy Sources., and . IJAT, 11 (4): 592-600 (2017)Design and evaluation of fine-grained power-gating for embedded microprocessors., , , , , , , , , and 3 other author(s). DATE, page 1-6. European Design and Automation Association, (2014)Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time Power-Gating Routers for CMPs., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (4): 520-533 (2011)CP-PACS: A massively parallel processor at the University of Tsukuba., , , , and . Parallel Comput., 25 (13-14): 1635-1661 (1999)Grid as a bioinformatic tool., , , , , , , , and . Parallel Comput., 30 (9-10): 1093-1107 (2004)Inter-temperature Bandwidth Reduction in Cryogenic QAOA Machines., , , , , , and . CoRR, (2023)Adaptive Lossy Data Compression Extended Architecture for Memory Bandwidth Conservation in SpMV., , , , , and . IEICE Trans. Inf. Syst., 106 (12): 2015-2025 (December 2023)A 1.33-Tb 4-Bit/Cell 3-D Flash Memory on a 96-Word-Line-Layer Technology., , , , , , , , , and 39 other author(s). IEEE J. Solid State Circuits, 55 (1): 178-188 (2020)Circuit techniques for a 1.8-V-only NAND flash memory., , , and . IEEE J. Solid State Circuits, 37 (1): 84-89 (2002)A quick intelligent page-programming architecture and a shielded bitline sensing method for 3 V-only NAND flash memory., , , , , , , , and . IEEE J. Solid State Circuits, 29 (11): 1366-1373 (November 1994)