Author of the publication

Configurable Energy-Efficient Lattice-Based Post-Quantum Cryptography Processor for IoT Devices.

, , , , and . ESSCIRC, page 525-528. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parallel Replication across Formats in SAP HANA for Scaling Out Mixed OLTP/OLAP Workloads., , , , , , , , and . Proc. VLDB Endow., 10 (12): 1598-1609 (2017)A 1-TFLOPS/W, 28-nm Deep Neural Network Accelerator Featuring Online Compression and Decompression and BF16 Digital In-Memory-Computing Hardware., , and . CICC, page 1-2. IEEE, (2024)Configurable Energy-Efficient Lattice-Based Post-Quantum Cryptography Processor for IoT Devices., , , , and . ESSCIRC, page 525-528. IEEE, (2022)A 28 nm 66.8 TOPS/W Sparsity-Aware Dynamic-Precision Deep-Learning Processor., , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)Joint Optimization of Cache Management and Graph Reordering for GCN Acceleration., , , , and . ISLPED, page 1-6. IEEE, (2023)A 127.8TOPS/W Arbitrarily Quantized 1-to-8b Scalable-Precision Accelerator for General-Purpose Deep Learning with Reduction of Storage, Logic and Latency Waste., , , and . ISSCC, page 330-331. IEEE, (2023)A 384G Output NonZeros/J Graph Convolutional Neural Network Accelerator., , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 4158-4162 (2022)A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput., , , , , , , , , and 32 other author(s). ISSCC, page 340-342. IEEE, (2018)A 512Gb 3-bit/Cell 3D 6th-Generation V-NAND Flash Memory with 82MB/s Write Throughput and 1.2Gb/s Interface., , , , , , , , , and 39 other author(s). ISSCC, page 216-218. IEEE, (2019)