Author of the publication

A Parallel FFT Architecture for FPGAs.

, and . FPL, volume 3203 of Lecture Notes in Computer Science, page 948-953. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An XDL alternative for interfacing RapidSmith and Vivado., , and . FPL, page 1. IEEE, (2016)Debug methods for hybrid CPU/FPGA systems., and . FPT, page 243-250. IEEE, (2002)Genetic algorithms in software and in hardware-a performance analysis of workstation and custom computing machine implementations., and . FCCM, page 216-225. IEEE, (1996)XDL-Based Module Generators for Rapid FPGA Design Implementation., and . FPL, page 64-69. IEEE Computer Society, (2011)Design Productivity for Configurable Computing., , , , and . ERSA, page 57-66. CSREA Press, (2008)Processor design using path programmable logic., and . ICCD, page 196-199. IEEE, (1988)RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs., , and . FPGA, page 66-69. ACM, (2015)Transforming an Ada Program Unit to Silicon and Testing It in an Ada Environment., , , , , , , , and . COMPCON, page 448-455. IEEE Computer Society, (1984)Comparing fine-grained performance on the Ambric MPPA against an FPGA., , , and . FPL, page 174-179. IEEE, (2009)Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification., , , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 483-492. Springer, (2001)