From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Single Supply Voltage High-Speed Semi-dynamic Level-Converting Flip-Flop with Low Power and Area Consumption., , , и . PATMOS, том 3254 из Lecture Notes in Computer Science, стр. 392-401. Springer, (2004)A 90-nm CMOS Low-Power GSM/EDGE Multimedia-Enhanced Baseband Processor With 380-MHz ARM926 Core and Mixed-Signal Extensions., , , , , , , , , и 9 other автор(ы). IEEE J. Solid State Circuits, 42 (1): 134-144 (2007)Dynamic state-retention flip flop for fine-grained sleep-transistor scheme., , , , , , , , , и 2 other автор(ы). ESSCIRC, стр. 145-148. IEEE, (2005)Making adiabatic circuits attractive for todays VLSI industry by multi-mode operation-adiabatic mode circuits., , , , и . Conf. Computing Frontiers, стр. 414-420. ACM, (2005)A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion., , , , , и . IEEE J. Solid State Circuits, 43 (7): 1666-1676 (2008)Impact of process parameter variations on the energy dissipation in adiabatic logic., , , , , и . ECCTD, стр. 429-432. IEEE, (2005)A 90nm CMOS low-power GSM/EDGE multimedia-enhanced baseband processor with 380MHz ARM9 and mixed-signal extensions., , , , , , , , , и 9 other автор(ы). ISSCC, стр. 952-961. IEEE, (2006)Digitalization of mixed-signal functionality in nanometer technologies.. ICCAD, стр. 252-255. IEEE, (2010)Adaptive circuit block model for power supply noise analysis of low power system-on-chip., , , , , и . SoC, стр. 13-18. IEEE, (2009)Variation tolerant high resolution and low latency time-to-digital converter., , , , , и . ESSCIRC, стр. 194-197. IEEE, (2007)