Author of the publication

A Sextuple Cross-Coupled Dual-Interlocked-Storage-Cell based Multiple-Node-Upset Self-Recoverable Latch.

, , , , , , and . NANOARCH, page 1-6. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of a Novel Self-Recoverable SRAM Cell Protected Against Soft Errors., , , , , and . DSA, page 497-498. IEEE, (2019)Architecture of Cobweb-Based Redundant TSV for Clustered Faults., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (7): 1736-1739 (2020)Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS., , , , , , , and . IEEE Trans. Emerg. Top. Comput., 9 (1): 520-533 (2021)Two Highly Reliable and High-Speed SRAM Cells for Safety-Critical Applications., , , , , , , and . ACM Great Lakes Symposium on VLSI, page 293-298. ACM, (2023)Aging-Temperature-and-Propagation Induced Pulse-Broadening Aware Soft Error Rate Estimation for nano-Scale CMOS., , , , and . ATS, page 86-91. IEEE, (2018)Novel Application of Deep Learning for Adaptive Testing Based on Long Short-Term Memory., , , , , , and . VTS, page 1-6. IEEE, (2019)IDLD: Interlocked Dual-Circle Latch Design with Low Cost and Triple-Node-Upset-Recovery for Aerospace Applications., , , , , , , and . ACM Great Lakes Symposium on VLSI, page 19-24. ACM, (2024)MURLAV: A Multiple-Node-Upset Recovery Latch and Algorithm-Based Verification Method., , , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (7): 2205-2214 (July 2024)Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique., , , , , and . ITC-Asia, page 49-54. IEEE, (2018)Efficient design approaches to CMOS full adder circuits., , , , , and . Microelectron. J., (2024)