( en | de | ru )

 

Disambiguation of "Dong, Xiang"

Author of the publication

copydeleteadd this publication to your clipboard
Cooperative power scheduling for a network of MIMO links.

, , and . IEEE Trans. Wirel. Commun., 9 (3): 939-944 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dong Xiang

Dong Xiang

Wei Xiang

Xuemin Xiang

Ming Xiang

 

Other publications of authors with the same name

Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing., , and . ACM Trans. Design Autom. Electr. Syst., 17 (2): 18:1-18:24 (2012)A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing., and . ACM Trans. Design Autom. Electr. Syst., 21 (2): 24:1-24:23 (2016)Fault-tolerant routing and multicasting in hypercubes using a partial path set-up., , and . Parallel Comput., 31 (3-4): 389-411 (2005)A Pose-Normalization Method for Casting Voxel Models Using Second-Order Central Moment Matrix., , , and . IEEE Access, (2023)Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (9): 1968-1979 (2014)The queueing equivalence to a manufacturing system with failures., and . IEEE Trans. Autom. Control., 38 (3): 499-502 (1993)MVP: Minimum-Violations Partitioning for Reducing Capture Power in At-Speed Delay-Fault Testing., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (11): 1762-1767 (2011)TM: a new and simple topology for interconnection networks., , and . J. Supercomput., 66 (1): 514-538 (2013)Low-Power Weighted Pseudo-Random Test Pattern Generation for Launch-on-Capture Delay Testing., , and . VTS, page 1-6. IEEE, (2020)Constraining Transition Propagation for Low-Power Scan Testing Using a Two-Stage Scan Architecture., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (5): 450-454 (2007)