( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1.8-pJ/b, 12.5-25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit.

, , , , , , и . IEEE J. Solid State Circuits, 53 (2): 470-483 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wouter Verbeke

Saartje Verbeke

Marijn Huijbregts

Caroline Sophie Verbeke

Marijn Van Putten

 

Другие публикации лиц с тем же именем

A 1.8-pJ/b, 12.5-25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit., , , , , , и . IEEE J. Solid State Circuits, 53 (2): 470-483 (2018)A 25 Gb/s All-Digital Clock and Data Recovery Circuit for Burst Mode Applications in PONs., , , , , и . ECOC, стр. 1-3. IEEE, (2017)End-to-end optical packet switching with burst-mode reception at 25 Gb/s through a 1024-port 25.6 Tb/s capacity Hipoλaos Optical Packet Switch., , , , , , , и . ECOC, стр. 1-4. IEEE, (2020)CBI: a scalable energy-efficient protocol for metro/access networks., , , , , , , , , и . OnlineGreenComm, стр. 1-6. IEEE, (2014)Influence of Jitter on Limit Cycles in Bang-Bang Clock and Data Recovery Circuits., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (6): 1463-1471 (2015)High-Speed SiGe BiCMOS Circuits for Optical Communication., , , , , , , , , и 1 other автор(ы). BCICTS, стр. 153-158. IEEE, (2023)The Truth About 2-Level Transition Elimination in Bang-Bang PAM-4 CDRs., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (1): 469-482 (2021)Co-designed electro-optical integrated frontend circuits for high speed transceivers., , , , , , , , , и 14 other автор(ы). OECC/PSC, стр. 1-3. IEEE, (2022)