( en | de | ru )

 

Disambiguation of "Darji, Anand D."

Author of the publication

copydeleteadd this publication to your clipboard
Investigation of TCADs Models for Characterization of Sub 16 nm In _0.53 Ga _0.47 As FinFET.

, and . VDAT, volume 711 of Communications in Computer and Information Science, page 279-286. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Niravkumar Darji

Davinder Kumar Anand

Amar Frank Anand

Madhankumar Anandhakrishnan

Anand Raghavachar

 

Other publications of authors with the same name

Implementation of High speed, Low PowerModified Vedic Multiplier and Its Application in Lifting based Discrete Wavelet Transform., , and . TENCON, page 2387-2391. IEEE, (2019)Multiplier-less pipeline architecture for lifting-based two-dimensional discrete wavelet transform., , , and . IET Comput. Digit. Tech., 9 (2): 113-123 (2015)Stability Analysis of SRAM Designed Using In0.53Ga0.47As nFinFET with Underlap Region., and . VLSID, page 502-503. IEEE, (2019)Hardware Design of Two Stage Reference Free Adaptive Filter for ECG Denoising., and . VDAT, volume 1687 of Communications in Computer and Information Science, page 305-319. Springer, (2022)Ultrasensitive Multi-Arm-Microcantilever-Based Piezoresistive Sensor for BioMEMS Application., , and . VDAT, page 1-6. IEEE, (2020)Reading a 4-Bit SLC NAND Flash Memory in 180nm Technology., , and . ICT, volume 101 of Communications in Computer and Information Science, page 681-685. Springer, (2010)Watermarking Hardware Based on Wavelet Coefficients Quantization Method., , , and . CSSP, 32 (6): 2559-2579 (2013)FPGA implementation of hardware efficient adaptive filter robust to impulsive noise., , and . IET Comput. Digit. Tech., 11 (3): 107-116 (2017)Two Stage Step-Size Scaler Adaptive Filter Design for ECG Denoising., and . ISCAS, page 1-5. IEEE, (2021)Memory efficient VLSI architecture for lifting-based DWT., and . MWSCAS, page 189-192. IEEE, (2014)