( en | de | ru )

 

Disambiguation of "Mateos, Raúl"

Author of the publication

copydeleteadd this publication to your clipboard
Lossless implementation in VHDL of an image wavelet transform.

, , , , and . ETFA (2), page 195-198. IEEE, (2003)0-7803-7937-3.

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Raúl Gimeno

Raúl Mazo

Raúl Valenzuela

Raúl Gutiérrez

Raúl Jiménez

 

Other publications of authors with the same name

Lossless implementation in VHDL of an image wavelet transform., , , , and . ETFA (2), page 195-198. IEEE, (2003)0-7803-7937-3.Comparative of HLS and HDL implementations of a grid synchronization algorithm., , , , and . IECON, page 2232-2237. IEEE, (2013)Finite Precision Analysis of FPGA-based Architecture for FBMC Transmultiplexers in Broadband PLC., , and . DCIS, page 1-6. IEEE, (2018)Lossless implementation in VHDL of an image wavelet transform., , , , and . ETFA (2), page 195-198. IEEE, (2003)0-7803-7937-3.Hardware/software co-simulation environment for CSoC with soft processors., , and . FPT, page 445-448. IEEE, (2004)Virtual Platform of FPGA based MPSoC for Power Electronics Applications: OS simulation., , and . IECON, page 3118-3123. IEEE, (2019)Dual-Core Architecture for PLC Channel Estimator and ASCET Equalizer in a FBMC Transmultiplexer., , , and . ETFA, page 1342-1345. IEEE, (2019)Different proposals to the multiplication of 3×3 vision mask in VHDL for FPGA's., , , , , and . ETFA (2), page 208-211. IEEE, (2003)0-7803-7937-3.Evaluation of Software Inter-Processor Synchronization Methods for the Zynq-UltraScale+ Architecture., , , and . DCIS, page 1-6. IEEE, (2020)Study of suitable filter architectures for FBMC techniques applied to PLC communications., , , , and . ETFA, page 1-6. IEEE, (2015)