( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Offset-Canceling Triple-Stage Sensing Circuit for Deep Submicrometer STT-RAM.

, , , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (7): 1620-1624 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Na Na r

Na Wei

Na Zhang

Na Lin

Chongning Na

 

Другие публикации лиц с тем же именем

Offset Voltage Analysis and Enable Signal Rise Time Control Based Offset Reduction Technique of Current-Latched Sense Amplifier.. ICEIC, стр. 1-2. IEEE, (2021)A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (12): 1109-1113 (2015)Robust Offset-Cancellation Sensing-Circuit-Based Spin-Transfer-Torque Nonvolatile Flip-Flop.. IEEE Access, (2020)High-performance low-power magnetic tunnel junction based non-volatile flip-flop., , , , , и . ISCAS, стр. 1953-1956. IEEE, (2014)Efficiency analysis of importance sampling in deep submicron STT-RAM design using uncontrollable industry-compatible model parameter., , , , и . ICECS, стр. 400-403. IEEE, (2015)A Split-Path Sensing Circuit for Spin Torque Transfer MRAM., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (3): 193-197 (2014)A 10T-4MTJ Nonvolatile Ternary CAM Cell for Reliable Search Operation and a Compact Area., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (6): 700-704 (2017)Reference-Scheme Study and Novel Reference Scheme for Deep Submicrometer STT-RAM., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (12): 3376-3385 (2014)Area-optimal sensing circuit designs in deep submicrometer STT-RAM., , , , и . ISCAS, стр. 1246-1249. IEEE, (2016)Reference-circuit analysis for high-bandwidth spin transfer torque random access memory., , , , и . ISLPED, стр. 365-370. IEEE, (2015)