( en | de | ru )

 

Disambiguation of "Sheikholeslami, Ali"

Author of the publication

copydeleteadd this publication to your clipboard
A blind baud-rate ADC-based CDR.

, , , , and . ISSCC, page 122-123. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohammad Ali Sheikholeslami-Lutz

Reza Sheikholeslami

Bijan Sheikholeslami-Sabzevari

ali

Ali Aassie Ali

 

Other publications of authors with the same name

Design and Implementation of an On-Demand Maximum-Likelihood Sequence Estimation (MLSE)., , , , and . IEEE Open J. Circuits Syst., (2022)On-chip measurement of data jitter with sub-picosecond accuracy for 10Gb/s multilane CDRs., , , , and . VLSIC, page 1-2. IEEE, (2014)A pattern-guided adaptive equalizer in 65nm CMOS., , , , and . ISSCC, page 354-356. IEEE, (2011)A 1-to-6Gb/s phase-interpolator-based burst-mode CDR in 65nm CMOS., , , , and . ISSCC, page 154-156. IEEE, (2011)Real-time sound localization using field-programmable gate arrays., , and . ICME, page 829-832. IEEE Computer Society, (2003)High-speed transceivers: Standards, challenges, and future., , , , , and . ISSCC, page 522-523. IEEE, (2011)FBMC vs. PAM and DMT for High-Speed Wireline Communication., , , and . IEEE Open J. Circuits Syst., (2024)VLSI implementation of a real-time video watermark embedder and detector., , and . ISCAS (2), page 772-775. IEEE, (2003)A Variation-Tolerant MRAM-Backed-SRAM Cell for a Nonvolatile Dynamically Reconfigurable FPGA., , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (6): 573-577 (2015)A 5Gb/s Transmitter with Reflection Cancellation for Backplane Transceivers., , , , and . CICC, page 413-416. IEEE, (2006)