From post

Single Byte Error Correcting Codes with Double Bit within a Block Error Correcting Capability for Memory Systems.

, и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (2): 513-517 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

The SAGE Project: a Storage Centric Approach for Exascale Computing., , , , , , , , , и 1 other автор(ы). CoRR, (2018)SAGE: Percipient Storage for Exascale Data Centric Computing., , , , , , , , , и . CoRR, (2018)NoaSci: A Numerical Object Array Library for I/O of Scientific Applications on Object Storage., , , , , , , , и . PDP, стр. 172-176. IEEE, (2022)Single Byte Error Control Codes with Double Bit within a Block Error Correcting Capability for Semiconductor Memory Systems., и . DFT, стр. 192-200. IEEE Computer Society, (2000)Adjacent Double Bit Error Correcting Codes with Single Byte Error Detecting Capability for Memory Systems., и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (2): 490-496 (2002)Single Byte Error Correcting Codes with Double Bit within a Block Error Correcting Capability for Memory Systems., и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (2): 513-517 (2002)A Class of Random Multiple Bits in a Byte Error Correcting and Single Byte Error Detecting (S_t/b EC-S_bED) Codes., и . IEEE Trans. Computers, 52 (7): 835-847 (2003)Parallel Decoding Cyclic Burst Error Correcting Codes., и . IEEE Trans. Computers, 54 (1): 87-92 (2005)Random Double Bit Error Correcting-Single b-bit Byte Error Correcting (DEC-SbEC) Codes for Memory Systems., и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (1): 273-276 (2002)A Class of Random Multiple Bits in a Byte Error Correcting (S t/b EC)Codes for Semiconductor Memory Systems., и . PRDC, стр. 247-256. IEEE Computer Society, (2002)