( en | de | ru )

 

Disambiguation of "Wakabayashi, Shin'ichi"

Author of the publication

copydeleteadd this publication to your clipboard
An MCM Routing Algorithm Considering Crosstalk.

, , , and . ISCAS, page 211-214. IEEE, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shin'ichi Yuasa

Hidehiko Wakabayashi

Yoshiko Wakabayashi

Shin'ichi Kameyama

 

Other publications of authors with the same name

FPGA implementation of tabu search for the quadratic assignment problem., , and . FPT, page 269-272. IEEE, (2006)A Timing-Driven Global Routing Algorithm with Pin Assignment, Block Reshaping, and Positioning for Building Block Layout., and . ASP-DAC, page 577-583. IEEE, (1998)An MCM Routing Algorithm Considering Crosstalk., , , and . ISCAS, page 211-214. IEEE, (1995)Genetic algorithm accelerator GAA-II., , , , and . ASP-DAC, page 9-10. ACM, (2000)A Clustering Method Using an Irregular Size Cell Graph., , , and . RIDE, page 19-26. IEEE Computer Society, (2005)An Area Efficient Regular Expression Matching Engine Using Partial Reconfiguration for Quick Pattern Updating., , , and . Inf. Media Technol., 9 (4): 466-474 (2014)A Verification Algorithm for Logic Circuits with Internal Variables., , , and . ISCAS, page 1920-1923. IEEE, (1995)Gate Array Placement Based on Mincut, Partitioning with Path Delay Constraints., , , , and . ISCAS, page 2059-2062. IEEE, (1993)An FPGA-based text search engine for approximate regular expression matching., , and . FPT, page 184-191. IEEE, (2010)Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer., , and . ASP-DAC, page 99-104. ACM, (2000)