( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Optimizing data locality using array tiling.

, , , и . ICCAD, стр. 142-149. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Melih Kandemir

Judith Kandemir

Yasemin Kandemir

Bahadir Kandemir

Mahmut Günay

 

Другие публикации лиц с тем же именем

FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads., , и . HPCA, стр. 426-439. IEEE, (2019)Using data replication to reduce communication energy on chip multiprocessors., , , и . ASP-DAC, стр. 769-772. ACM Press, (2005)Optimizing embedded applications using programmer-inserted hints., и . ASP-DAC, стр. 157-160. ACM Press, (2005)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , и . ICCAD, стр. 1-8. IEEE, (2017)Multiverse: Dynamic VM Provisioning for Virtualized High Performance Computing Clusters., , , , , и . CCGRID, стр. 131-141. IEEE, (2020)Performance aware secure code partitioning., , и . DATE, стр. 1122-1127. EDA Consortium, San Jose, CA, USA, (2007)Memory bank aware dynamic loop scheduling., , , и . DATE, стр. 1671-1676. EDA Consortium, San Jose, CA, USA, (2007)Adaptive prefetching for shared cache based chip multiprocessors., , и . DATE, стр. 773-778. IEEE, (2009)Optimising power efficiency in trace cache fetch unit., , , и . IET Comput. Digit. Tech., 1 (4): 334-348 (2007)Selective Caching: Avoiding Performance Valleys in Massively Parallel Architectures., , и . PDP, стр. 290-298. IEEE, (2020)