( en | de | ru )

 

Disambiguation of "Moreno, Félix"

Author of the publication

copydeleteadd this publication to your clipboard
Application Specific Behavioral Synthesis Design Space Exploration: Artificial Neural Networks. A Case Study.

, , and . DSD, page 129-136. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eduardo Moreno

Carlos Moreno

Alexander Moreno

Moreno Andreatta

José Moreno

 

Other publications of authors with the same name

A Design Process for Hardware/Software System Co-design and its Application to Designing a Reconfigurable FPGA., , and . DSD, page 556-562. IEEE Computer Society, (2010)Evolutionary Approach to Improve Wavelet Transforms for Image Compression in Embedded Systems., , , and . EURASIP J. Adv. Signal Process., (2011)Low-cost radar-based target identification prototype using an expert system., , , , , and . INDIN, page 54-59. IEEE, (2014)A new knowledge-based design manager assistant for CAD frameworks., and . EURO-DAC, page 348-353. IEEE Computer Society, (1994)High Level Validation of an Optimization Algorithm for the Implementation of Adaptive Wavelet Transforms in FPGAs., , , and . DSD, page 96-103. IEEE Computer Society, (2010)Reconfigurable Hardware Architecture of a Shape Recognition System Based on Specialized Tiny Neural Networks With Online Training., , , and . IEEE Trans. Ind. Electron., 56 (8): 3253-3263 (2009)Cooperative learning model based on multi-agent architecture for embedded intelligent systems., , and . IECON, page 2724-2730. IEEE, (2014)Application Specific Behavioral Synthesis Design Space Exploration: Artificial Neural Networks. A Case Study., , and . DSD, page 129-136. IEEE Computer Society, (2017)VHDL vs. SystemC: Design of Highly Parameterizable Artificial Neural Networks., , and . IEICE Trans. Inf. Syst., 102-D (3): 512-521 (2019)Accelerating FPGA-based evolution of wavelet transform filters by optimized task scheduling., , , , and . Microprocess. Microsystems, 36 (5): 427-438 (2012)