( en | de | ru )

 

Disambiguation of "Moundanos, Dinos"

Author of the publication

copydeleteadd this publication to your clipboard
On Design Validation Using Verification Technology.

, and . J. Electron. Test., 15 (1-2): 173-189 (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dinos Siopoulos

 

Other publications of authors with the same name

Automatic extraction of the control flow machine and application to evaluating coverage of verification vectors., , and . ICCD, page 532-537. IEEE Computer Society, (1995)Analysis of composition complexity and how to obtain smaller canonical graphs., , , , and . DAC, page 681-686. ACM, (2000)Using Verification Technology for Validation Coverage Analysis and Test Generation., and . VTS, page 254-259. IEEE Computer Society, (1998)A new scheme to compute variable orders for binary decision diagrams., , , , and . Great Lakes Symposium on VLSI, page 105-108. IEEE, (1994)Efficient variable ordering and partial representation algorithm., , , , , and . VLSI Design, page 81-86. IEEE Computer Society, (1995)Distributed Binary Decision Diagrams for Verification of Large Circuit., , and . ICCD, page 365-370. IEEE Computer Society, (1996)Abstraction Techniques for Validation Coverage Analysis and Test Generation., , and . IEEE Trans. Computers, 47 (1): 2-14 (1998)On Design Validation Using Verification Technology., and . J. Electron. Test., 15 (1-2): 173-189 (1999)Formal Checking of Properties in Complex Systems Using Abstractions., and . Great Lakes Symposium on VLSI, page 280-283. IEEE Computer Society, (1999)A Unified Framework for Design Validation and Manufacturing Test., , and . ITC, page 875-884. IEEE Computer Society, (1996)