( en | de | ru )

 

Disambiguation of "Larrieu, Guilhem"

Author of the publication

copydeleteadd this publication to your clipboard
Analysis of an Inverter Logic Cell based on 3D Vertical NanoWire Junction-Less Transistors.

, , , , , , , , , , , and . VLSI-SoC, page 1-2. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nicolas Larrieu

Guilhem Dupuy

Guilhem Brunel

Guilhem Coq

Guilhem Moulin

 

Other publications of authors with the same name

Pushing the limits of optical information storage using deep learning., , , and . CoRR, (2018)Electrothermal modeling of junctionless vertical Si nanowire transistors for 3D logic circuit design., , , , , , , , , and . ESSDERC, page 57-60. IEEE, (2023)1/f Noise in 3D vertical gate-all-around junction-less silicon nanowire transistors., , , and . ESSDERC, page 34-37. IEEE, (2017)3D logic cells design and results based on Vertical NWFET technology including tied compact model., , , , , , , , , and . CoRR, (2020)Analysis of an Inverter Logic Cell based on 3D Vertical NanoWire Junction-Less Transistors., , , , , , , , , and 2 other author(s). VLSI-SoC, page 1-2. IEEE, (2022)3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model., , , , , , , , , and 1 other author(s). VLSI-SoC (Selected Papers), volume 621 of IFIP Advances in Information and Communication Technology, page 301-321. Springer, (2020)A Logic Cell Design and routing Methodology Specific to VNWFET., , , , , , , and . NEWCAS, page 460-464. IEEE, (2022)