( en | de | ru )

 

Disambiguation of "Varadarajan, Keshavan"

Author of the publication

copydeleteadd this publication to your clipboard
Design space exploration of systolic realization of QR factorization on a runtime reconfigurable platform.

, , , , and . ICSAMOS, page 265-272. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Balamurugan Varadarajan

Varadarajan Seshadri

Sriram Varadarajan

Badri Varadarajan

 

Other publications of authors with the same name

Interconnect-topology independent mapping algorithm for a Coarse Grained Reconfigurable Architecture., , , and . FPT, page 1-5. IEEE, (2011)RECONNECT: A NoC for polymorphic ASICs using a low overhead single cycle router., , , , , , and . ASAP, page 251-256. IEEE Computer Society, (2008)Dataflow Graph Partitioning for Optimal Spatio-Temporal Computation on a Coarse Grain Reconfigurable Architecture., , , , , and . ARC, volume 6578 of Lecture Notes in Computer Science, page 125-132. Springer, (2011)Enhancements for variable N-point streaming FFT/IFFT on REDEFINE, a runtime reconfigurable architecture., , , , , , and . ICSAMOS, page 178-184. IEEE, (2010)Accelerating multi-core simulators., , , and . SAC, page 2377-2382. ACM, (2010)Design space exploration of systolic realization of QR factorization on a runtime reconfigurable platform., , , , and . ICSAMOS, page 265-272. IEEE, (2010)Synthesis of application accelerators on Runtime Reconfigurable Hardware., , , , , , , and . ASAP, page 13-18. IEEE Computer Society, (2008)Streaming FFT on REDEFINE-v2: an application-architecture design space exploration., , , , , , , and . CASES, page 127-136. ACM, (2009)Towards minimizing execution delays on dynamically reconfigurable processors: a case study on REDEFINE., , , , , , and . CASES, page 77-86. ACM, (2010)Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions., , , , , , and . MICRO, page 433-442. IEEE Computer Society, (2006)