Author of the publication

A 350μW Sign-Bit architecture for multi-parameter estimation during OFDM acquisition in 65nm CMOS.

, , , , , and . ISCAS, page 2984-2987. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The Effect of Coupling Memory and Block Length on Spatially Coupled Serially Concatenated Codes., , , , , and . CoRR, (2020)An Area-Efficient On-Chip Memory System for Massive MIMO Using Channel Data Compression., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (1): 417-427 (2019)A Custom Image Convolution DSP with a Sustained Calculation Capacity of >1 GMAC/s and Low I/O Bandwidth., , and . VLSI Signal Processing, 23 (2-3): 335-350 (1999)Lessons from ten years of the international master's program in System-on-Chip., , , , , , , and . EWME, page 187-192. IEEE, (2014)A 350μW Sign-Bit architecture for multi-parameter estimation during OFDM acquisition in 65nm CMOS., , , , , and . ISCAS, page 2984-2987. IEEE, (2015)A complex multiplier with low logic depth., , and . ICECS, page 47-50. IEEE, (1998)A Programmable 16-Lane SIMD ASIP for Massive MIMO., , , , and . ISCAS, page 1-5. IEEE, (2019)Hardware implementation aspects of a detector based on successive interference cancellation in a DS/CDMA system., , , and . PIMRC, page 391-395. IEEE, (1998)A Low Latency FFT/IFFT Architecture for Massive MIMO Systems Utilizing OFDM Guard Bands., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (7): 2763-2774 (2019)Custom silicon implementation of a delayless acoustic echo canceller algorithm., and . ESSCIRC, page 205-208. IEEE, (2003)