Author of the publication

Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis.

, , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (12): 2853-2862 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fast design space exploration for mixed hardware-software embedded systems., , , , and . ISOCC, page 92-95. IEEE, (2011)Automatic communication synthesis with hardware sharing for design space exploration., , , , and . ISCAS, page 1863-1866. IEEE, (2010)NEXCESS: Nagoya university extension courses for embedded software specialists., , , , , , , and . SIGBED Review, 2 (4): 20-24 (2005)Analyzing and optimizing energy efficiency of algorithms on DVS systems a first step towards algorithmic energy minimization., , , and . ASP-DAC, page 727-732. IEEE, (2009)Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model., , and . IEICE Trans. Inf. Syst., 92-D (7): 1412-1420 (2009)An Effective GA-Based Scheduling Algorithm for FlexRay Systems., , and . IEICE Trans. Inf. Syst., 91-D (8): 2115-2123 (2008)Communication-aware scheduling of data-parallel tasks: work-in-progress., , and . CASES, page 8:1-8:2. ACM, (2018)A Fast Performance Estimation Framework for System-Level Design Space Exploration., , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2012)Message from the Editor-in-Chief.. IPSJ Trans. Syst. LSI Des. Methodol., (2015)Static Mapping of Parallelizable Tasks under Deadline Constraints., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 100-A (7): 1500-1502 (2017)