Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Systolic architectures for finite-state vector quantization., , and . J. VLSI Signal Process., 5 (2-3): 249-259 (1993)Optimal unified IIR architectures for time-recursive discrete sinusoidal transforms., , , and . ICASSP (3), page 73-76. IEEE Computer Society, (1993)Addressing mode driven low power data caches for embedded processors., , and . WMPI, page 129-135. ACM, (2004)Introduction to the Special Issue on the IEEE 2006 Custom Integrated Circuits Conference., , and . IEEE J. Solid State Circuits, 42 (8): 1633-1634 (2007)High performance dual-MAC DSP architecture., , , , , , , , and . IEEE Signal Process. Mag., 19 (4): 42-53 (2002)Systolic architectures for finite-state vector quantization., , and . ASAP, page 481-495. IEEE, (1992)A 333-MHz dual-MAC DSP architecture for next-generation wireless applications., , , , , , , , and . ICASSP, page 1013-1016. IEEE, (2001)Optimal unified architectures for the real-time computation of time-recursive discrete sinusoidal transforms., , , and . IEEE Trans. Circuits Syst. Video Technol., 4 (2): 168-180 (1994)Design and Implementation of Systolic Architectures for Vector Quantization.. University of Maryland, College Park, MD, USA, (1992)base-search.net (ftunivmaryland:oai:drum.lib.umd.edu:1903/5319).VLSI implementation of a tree searched vector quantizer., , and . IEEE Trans. Signal Process., 41 (2): 901-905 (1993)