( en | de | ru )

 

Disambiguation of "Sinha, Arani"

Author of the publication

copydeleteadd this publication to your clipboard
A Multi-valued Algebra for Capacitance Induced Crosstalk Delay Faults.

, , and . ATS, page 89-96. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Miriam Arani

Prashant Sinha

Intermediate states in bivalent ion induced shrinking of polyacrylate coils on surfaces and in solution. TU Dresden, (2009)

Nelly Elena Araníbar Salomon

Vineet Sinha

Jyoti Sinha

 

Other publications of authors with the same name

Resynthesis for Avoiding Undetectable Faults Based on Design-for-Manufacturability Guidelines., , , , and . DATE, page 1022-1027. IEEE, (2019)The buck stops with wafer test: Dream or reality?, and . VTS, page 111. IEEE Computer Society, (2011)Validation and test generation for oscillatory noise in VLSI interconnects., , and . ICCAD, page 289-296. IEEE Computer Society, (1999)On-Chip Inductance in X Architecture Enabled Design., , , and . ISQED, page 452-457. IEEE Computer Society, (2007)Characterization of Library Cells for Open-circuit Defect Exposure: A Systematic Methodology., , , , , and . ITC, page 1-10. IEEE, (2019)Simulating the Effects of Process Variations on Capacitive Crosstalk., , and . ICECS, page 604-607. IEEE, (2006)A Novel mechanism for speed characterization during delay test., , , , , and . VTS, page 116-121. IEEE Computer Society, (2011)An Enhanced Test Generator for Capacitance Induced Crosstalk Delay Faults., , and . Asian Test Symposium, page 174-177. IEEE Computer Society, (2003)The bang for the buck with resiliency: Yield or field?, and . VTS, page 152. IEEE Computer Society, (2011)Analog/Mixed Signal IP DFx from a Foundry perspective., , and . LATS, page 1-4. IEEE, (2019)