Author of the publication

A 16Gb LPDDR4X SDRAM with an NBTI-tolerant circuit solution, an SWD PMOS GIDL reduction technique, an adaptive gear-down scheme and a metastable-free DQS aligner in a 10nm class DRAM process.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 206-208. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 16Gb LPDDR4X SDRAM with an NBTI-tolerant circuit solution, an SWD PMOS GIDL reduction technique, an adaptive gear-down scheme and a metastable-free DQS aligner in a 10nm class DRAM process., , , , , , , , , and 37 other author(s). ISSCC, page 206-208. IEEE, (2018)Generalized principal ratio combining for space-time codes in slowly fading channels., and . IEEE Communications Letters, 4 (11): 343-345 (2000)Fast Codebook Index Searching Algorithm for a Quantized EGT in MIMO Systems., , , and . VTC Spring, IEEE, (2009)A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 282-283. IEEE, (2008)A partial spline approach for semiparametric estimation of varying-coefficient partially linear models.. Comput. Stat. Data Anal., (2013)A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 789-793 (2016)A 0.31 pJ/Conversion-Step 12-Bit 100 MS/s 0.13 µm CMOS A/D Converter for 3G Communication Systems., , , and . IEICE Trans. Electron., 92-C (9): 1194-1200 (2009)Lifetime-configurable soft robots via photodegradable silicone elastomer composites., , , , , , , , , and 1 other author(s). CoRR, (2023)A 9.6 Gb/s 0.96 mW/Gb/s Forwarded Clock Receiver With High Jitter Tolerance Using Mixing Cell Integrated Injection-Locked Oscillator., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (10): 2495-2503 (2015)A 10-Gb/s 0.71-pJ/bit Forwarded-Clock Receiver Tolerant to High-Frequency Jitter in 65-nm CMOS., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (3): 264-268 (2016)