( en | de | ru )

 

Disambiguation of "Chakraborty, Supratik"

Author of the publication

copydeleteadd this publication to your clipboard
Functional Synthesis via Input-Output Separation.

, , , and . FMCAD, page 1-9. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Supratik Mukhopadhyay

Supratik Mukhopadhyay

Sourav Chakraborty

Dipanjan Chakraborty

Anirban Chakraborty

 

Other publications of authors with the same name

Theory and Application of Nongroup Cellular Automata for Synthesis of Easily Testable Finite State Machines., , and . IEEE Trans. Computers, 45 (7): 769-781 (1996)Timing analysis of asynchronous systems using time separation of events., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (8): 1061-1076 (1999)Approximate Probabilistic Inference via Word-Level Counting., , , and . AAAI, page 3218-3224. AAAI Press, (2016)Practical timing analysis of asynchronous circuits using time separation of events., , and . CICC, page 455-458. IEEE, (1998)Efficient Guided Symbolic Reachability Using Reachability Expressions., , and . TACAS, volume 3920 of Lecture Notes in Computer Science, page 120-134. Springer, (2006)Complexity Of Minimum-Delay Gate Resizing., and . VLSI Design, page 425-430. IEEE Computer Society, (2001)Delay Fault Test Generation with Cellular Automata., , , , and . VLSI Design, page 281-286. IEEE Computer Society, (1993)Cellular automata based synthesis of easily and fully testable FSMs., , , and . ICCAD, page 650-653. IEEE Computer Society / ACM, (1993)Evaluation of pausible clocking for interfacing high speed IP cores in GALS Framework., , and . VLSI Design, page 559-564. IEEE Computer Society, (2004)Timing Analysis of Extended Burst-Mode Circuits., , , and . ASYNC, page 101-111. IEEE Computer Society, (1997)