Author of the publication

Towards Built-In-Self-Test for SNR Testing of a Mixed-Signal IC.

, and . ISCAS, page 1599-1602. IEEE, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of high-order type-II delay-locked loops using a Gaussian transfer function approach., and . ISCAS, page 1786-1789. IEEE, (2016)A probabilistic test instrument using a ΣΔ-encoded amplitude/phase-signal generation technique., and . ISCAS, page 2501-2504. IEEE, (2012)Track and hold for Giga-sample ADC applications using CMOS technology., , and . ISCAS, page 2725-2728. IEEE, (2012)Calculating Distortion Levels in Sampled-Data Circuits Using SPICE.. ISCAS, page 2059-2062. IEEE, (1995)All-digital Time-Mode elliptic filters based on the operational simulation of LC ladders., , and . ISCAS, page 2125-2128. IEEE, (2014)A 1-V, 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18 um CMOS technology., , and . ISCAS (1), page 460-463. IEEE, (2001)Towards Built-In-Self-Test for SNR Testing of a Mixed-Signal IC., and . ISCAS, page 1599-1602. IEEE, (1993)A 5th Order Bilinear Switched-current Chebyshev Filter., and . ISCAS, page 1097-1100. IEEE, (1993)A 30-40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology., , and . MWSCAS, page 57-60. IEEE, (2012)A low-cost ATE phase signal generation technique for test applications., , and . ITC, page 29-38. IEEE Computer Society, (2010)