Author of the publication

Ultra-Low-Power 10 to 285 Gb/s CMOS-Driven VCSEL-Based Optical Links Invited.

, , , , and . JOCN, 4 (11): B114-B123 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Ultra-Low-Power 10 to 285 Gb/s CMOS-Driven VCSEL-Based Optical Links Invited., , , , and . JOCN, 4 (11): B114-B123 (2012)Driving Down Link Energy and Driving Up Link Density in GPU Networks.. OFC, page 1-3. IEEE, (2022)High-throughput fiber links for computercom interconnects.. OFC/NFOEC, page 1-3. IEEE, (2013)Scalability of optical circuit switches using 2×2 Mach-Zehnder switches as a building block., , and . OFC, page 1-3. IEEE, (2016)Driver-integrated 56-Gb/s segmented electrode silicon Mach Zehnder modulator using optical-domain equalization., , , , , , and . OFC, page 1-3. IEEE, (2017)Intra-node High-performance Computing Network Architecture with Fast Optical Switch Fabrics., , , , and . OECC/PSC, page 1-4. IEEE, (2022)29.1 A 64Gb/s 1.4pJ/b NRZ optical-receiver data-path in 14nm CMOS FinFET., , , , , , , , , and 6 other author(s). ISSCC, page 482-483. IEEE, (2017)Intra-node high-performance computing network architecture with nanosecond-scale photonic switches Invited., , , , , and . JOCN, 12 (12): 367-377 (2020)A Nonblocking 4×4 Mach-Zehnder Switch with Integrated Gain and Nanosecond-Scale Reconfiguration Time., , , , , , , and . OFC, page 1-3. IEEE, (2019)30Gbps optical link utilizing heterogeneously integrated III-V/Si photonics and CMOS circuits., , , , , , , , , and 3 other author(s). OFC, page 1-3. IEEE, (2014)