Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A monolithic CMOS automatic biasing system for 40GHz multistage HEMT., , , , , , , , and . ISCAS, page 1708-1711. IEEE, (2013)1.2-V Low-Power Multi-Mode DAC+Filter Blocks for Reconfigurable (WLAN/UMTS, WLAN/Bluetooth) Transmitters., , , , and . IEEE J. Solid State Circuits, 41 (9): 1970-1982 (2006)A 6th-Order 100μA 280MHz Source-Follower-Based Single-loop Continuous-Time Filter., , and . ISSCC, page 72-73. IEEE, (2008)A 4th-order 100μA diode-C-based filter with 5dBm-IIP3 at the 24MHz cut-off frequency., , , , , and . ESSCIRC, page 36-39. IEEE, (2015)Tuning of High-Speed Telecommunication Filters, via I/O Cross-Correlation Evaluation., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (2): 329-337 (2007)A Novel Mixed-Signal Silicon Photomultiplier with Analog-Domain Cross-Correlation Computation for LiDAR Applications., , , and . PRIME, page 293-296. IEEE, (2022)A 5.8-13 GHz SDR RF front-end for wireless sensors network robust to out-of-band interferers in 65nm CMOS., , , and . IWASI, page 137-140. IEEE, (2015)A 0.9V 3rd-order single-OPAMP analog filter in 28nm CMOS-bulk., , , , and . IWASI, page 155-158. IEEE, (2017)A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS., , , and . ESSCIRC, page 75-78. IEEE, (2014)An active-Gm-RC continuous-time biquad low-pass cell., and . ICECS, page 551-554. IEEE, (2003)