( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Reconditioning: A Framework for Automatic Power Optimization of QDI Circuits.

, , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (2): 265-278 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Peter A Ehrl

Peter A Schmid

Peter A Wuffli

Peter A Ehrl

Peter A Gloor

 

Другие публикации лиц с тем же именем

A memory allocation and assignment method using multiway partitioning., , и . SoCC, стр. 143-144. IEEE, (2004)SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces., и . CPA, том 68 из Concurrent Systems Engineering Series, стр. 287-302. IOS Press, (2011)High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog., и . CPA, том 63 из Concurrent Systems Engineering Series, стр. 275-288. IOS Press, (2005)Characterizing Sparse Connectivity Patterns in Neural Networks, , , и . (2017)cite arxiv:1711.02131Comment: Presented at the 2018 Information Theory and Applications Workshop, San Diego, California.Neural Network Training with Approximate Logarithmic Computations., , и . ICASSP, стр. 3122-3126. IEEE, (2020)Proteus: An ASIC Flow for GHz Asynchronous Designs., , и . IEEE Des. Test Comput., 28 (5): 36-51 (2011)Deep-n-Cheap: An Automated Search Framework for Low Complexity Deep Learning., , , и . ACML, том 129 из Proceedings of Machine Learning Research, стр. 273-288. PMLR, (2020)A polynomial time flow for implementing free-choice Petri-nets., , и . ICCD, стр. 227-234. IEEE Computer Society, (2012)High-performance asynchronous pipeline circuits., , и . ASYNC, стр. 17-28. IEEE Computer Society, (1996)Design and Analysis of Testable Mutual Exclusion Elements., , , , , , и . ASYNC, стр. 124-131. IEEE Computer Society, (2015)