( en | de | ru )

 

Disambiguation of "Schreiter, Jörg"

Author of the publication

copydeleteadd this publication to your clipboard
Pulse coupled neural networks with adaptive synapses for image segmentation.

, , , , and . ARCS Workshops, volume P-41 of LNI, page 275-282. GI, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jörg Schreiter

Jörg Schreiter

Heinz-Reinhard Jörgens

Rainer Georg Jörgensen

Klaus Jörg

 

Other publications of authors with the same name

Method for the Computer-Aided Schematic Design and Simulation of Hydrogel-Based Microfluidic Systems., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (8): 1635-1648 (2020)An Analog VLSI Pulsed Neural Network for Image Segmentation Using Adaptive Connection Weights., , , , and . ICANN, volume 2415 of Lecture Notes in Computer Science, page 1293-1298. Springer, (2002)How to Achieve World-Leading Energy Efficiency using 22FDX with Adaptive Body Biasing on an Arm Cortex-M4 IoT SoC., , , , , , , , , and 6 other author(s). ESSDERC, page 66-69. IEEE, (2019)An Analog VLSI Pulsed Neural Network Implementation for Image Segmentation., , , and . PARELEC, page 51-55. IEEE Computer Society, (2004)A 0.55V 6.3uW/MHz Arm Cortex-M4 MCU with Adaptive Reverse Body Bias and Single Rail SRAM., , , , , , , , , and . COOL CHIPS, page 1-3. IEEE, (2020)Analog implementation for networks of integrate-and-fire neurons with adaptive local connectivity., , , , and . NNSP, page 657-666. IEEE, (2002)Cellular pulse-coupled neural network with adaptive weights for image segmentation and its VLSI implementation., , , , and . Image Processing: Algorithms and Systems, volume 5298 of SPIE Proceedings, page 290-296. SPIE, (2004)Adaptive Body Bias Aware Implementation for Ultra-Low-Voltage Designs in 22FDX Technology., , , , , , , , , and 7 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 2159-2163 (2020)Pulse coupled neural networks with adaptive synapses for image segmentation., , , , and . ARCS Workshops, volume P-41 of LNI, page 275-282. GI, (2004)High resolution ADPLL frequency synthesizer for FPGA-and ASIC-based applications., , , and . FPT, page 28-34. IEEE, (2003)