( en | de | ru )

 

Disambiguation of "Kim, Soo Hwan"

Author of the publication

copydeleteadd this publication to your clipboard
A register controlled delay locked loop using a TDC and a new fine delay line scheme.

, , , , and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Soo-Hwan Han

Yong Hwan Kim

Joo-Hwan Kim

Tae-Hwan Kim

Chang-Hwan Kim

 

Other publications of authors with the same name

The Study on Visualization Systems for Computer-Supported Collaborative Learning., , and . Edutainment, volume 5093 of Lecture Notes in Computer Science, page 107-113. Springer, (2008)A Context Model Based on Multi-agent in U-Learning Environment., , , , and . Edutainment, volume 4469 of Lecture Notes in Computer Science, page 274-282. Springer, (2007)A register controlled delay locked loop using a TDC and a new fine delay line scheme., , , , and . ISCAS, IEEE, (2006)Weak and strong convergence of the Ishikawa iteration process with errors for two asymptotically nonexpansive mappings., and . Appl. Math. Comput., 181 (2): 1394-1401 (2006)An iterative method for total quasi-Φ-asymptotically nonexpansive semi-groups and generalized mixed equilibrium problems in Banach spaces., and . Appl. Math. Comput., (2015)On Hyperbolic 3-Manifolds Obtained by Dehn Surgery on Links., and . Int. J. Math. Mathematical Sciences, (2010)A CMOS image sensor (CIS) architecture with low power motion detection for portable security camera applications., , , , and . IEEE Trans. Consumer Electronics, 49 (4): 1227-1233 (2003)A mixed-structure delay locked-loop with wide range and fast locking., , , , and . ISCAS, IEEE, (2006)Sensitivity analysis for a system of generalized nonlinear mixed quasi-variational inclusions in q-uniformly smooth Banach spaces., and . Appl. Math. Comput., 202 (1): 178-187 (2008)A 32-bit carry lookahead adder using dual-path all-N logic., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (8): 992-996 (2005)