( en | de | ru )

 

Disambiguation of "Gürkaynak, Frank K."

Author of the publication

copydeleteadd this publication to your clipboard
An Extended Shared Logarithmic Unit for Nonlinear Function Kernel Acceleration in a 65-nm CMOS Multicore Cluster.

, , , and . IEEE J. Solid State Circuits, 52 (1): 98-112 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Erdal Gürkaynak

Ethem Yalç Gürkaynak

Frank K Peter

Frank K Wilhelm-Mauch

Aman K K Bhasin

 

Other publications of authors with the same name

A 2 Gb/s balanced AES crypto-chip implementation., , , , , , and . ACM Great Lakes Symposium on VLSI, page 39-44. ACM, (2004)Design and realization of a fault-tolerant 90nm CMOS cryptographic engine capable of performing under massive defect density., , , , and . ACM Great Lakes Symposium on VLSI, page 204-207. ACM, (2007)A 10-core SoC with 20 Fine-Grain Power Domains for Energy-Proportional Data-Parallel Processing over a Wide Voltage and Temperature Range., , , , , and . ESSCIRC, page 263-266. IEEE, (2021)High speed ASIC implementations of leakage-resilient cryptography., , , , , and . DATE, page 1259-1264. IEEE, (2018)The ECSEL FRACTAL Project: A Cognitive Fractal and Secure edge based on a unique Open-Safe-Reliable-Low Power Hardware Platform., , , , , , , , , and 1 other author(s). DSD, page 393-400. IEEE, (2020)PetaOps/W edge-AI $\mu$ Processors: Myth or reality?, , , , , , , , , and 18 other author(s). DATE, page 1-6. IEEE, (2023)Prevention of Microarchitectural Covert Channels on an Open-Source 64-bit RISC-V Core., , , , and . CoRR, (2020)XwattPilot: A Full-stack Cloud System Enabling Agile Development of Transprecision Software for Low-power SoCs., , , , , , , , , and . COOL CHIPS, page 1-3. IEEE, (2020)Variable delay ripple carry adder with carry chain interrupt detection., , , and . ISCAS (5), page 113-116. IEEE, (2003)A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets, , , and . (2018)cite arxiv:1803.04783Comment: 16 pages, submitted to IEEE Transactions on Computers journal.