Author of the publication

CHStone: A benchmark program suite for practical C-based high-level synthesis.

, , , , and . ISCAS, page 1192-1195. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automatic communication synthesis with hardware sharing for design space exploration., , , , and . ISCAS, page 1863-1866. IEEE, (2010)Fast design space exploration for mixed hardware-software embedded systems., , , , and . ISOCC, page 92-95. IEEE, (2011)Static Mapping of Parallelizable Tasks under Deadline Constraints., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 100-A (7): 1500-1502 (2017)A Fast Performance Estimation Framework for System-Level Design Space Exploration., , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2012)Message from the Editor-in-Chief.. IPSJ Trans. Syst. LSI Des. Methodol., (2015)Communication-aware scheduling of data-parallel tasks: work-in-progress., , and . CASES, page 8:1-8:2. ACM, (2018)NEXCESS: Nagoya university extension courses for embedded software specialists., , , , , , , and . SIGBED Review, 2 (4): 20-24 (2005)Embedded System Design Using Soft-Core Processor and Valen-C., , , and . J. Inf. Sci. Eng., 14 (3): 587-603 (1998)Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis., , , and . J. Inf. Process., (2009)QoE-Constrained Concurrent Request Optimization Through Collaboration of Edge Servers., , , , and . IEEE Internet Things J., 6 (6): 9951-9962 (2019)