( en | de | ru )

 

Disambiguation of "Chen, Yongzhen"

Author of the publication

copydeleteadd this publication to your clipboard
A proved dither-injection method for memory effect in double sampling pipelined ADC.

, , , , and . ASICON, page 754-757. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chen Chen

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

 

Other publications of authors with the same name

A background time-skew calibration technique in flash-assisted time-interleaved SAR ADCs., , , , and . ASICON, page 295-298. IEEE, (2017)Effective Gain Analysis and Statistic Based Calibration for Ring Amplifier With Robustness to PVT Variation., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (2): 304-308 (2022)A 71dB DC Gain, 0.1% THD, 0.5-V Bulk-Driven Class-AB OTA Achieved by Novel CMFB Methods., , , and . MWSCAS, page 6-9. IEEE, (2021)A 7.8 fJ/conversion-step 9-bit 400-MS/s single-channel SAR ADC with fast control logic., , , and . APCCAS, page 42-45. IEEE, (2018)A 200MS/s, 11 bit SAR-assisted pipeline ADC with bias-enhanced ring amplifier., , , , and . ISCAS, page 1-4. IEEE, (2017)An 11b 80MS/s SAR ADC With Speed-Enhanced SAR Logic and High-Linearity CDAC., , , , and . APCCAS, page 18-21. IEEE, (2018)An Area-Efficient Multi-Rate Digital Decimator., , , and . ASICON, page 1-4. IEEE, (2019)High Linear Ring Amplifier Design with Analysis on Settling Procedures., and . ASICON, page 1-4. IEEE, (2019)An 8.2 fJ/conversion-step 9-bit 135 MS/s SAR ADC with redundant methods for acceleration., , and . Microelectron. J., (2018)A Foreground LSB-Based Capacitor Mismatch Calibration Method in An 18-bit SAR ADC., , , and . ISCAS, page 1-5. IEEE, (2023)