( en | de | ru )

 

Disambiguation of "Acle, Julio Pérez"

Author of the publication

copydeleteadd this publication to your clipboard
Analysis and implementation of low-cost FPGA-based digital pulse-width modulators.

, , , and . I2MTC, page 1523-1528. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Julio César Pastrana Pérez

Roberto Francisco Pérez Benito

Ema Pérez Bravo

José Guadalupe Pérez-Ramírez

Elsa Pérez Rodriguez

 

Other publications of authors with the same name

On the functional test of the cache coherency logic in multi-core systems., , , and . LASCAS, page 1-4. IEEE, (2015)Auxiliary IP blocks for early dependability analysis of small processor based systems., , and . LATS, page 21-26. IEEE, (2016)Validation of the dependability of CAN-based networked systems., , , , and . HLDVT, page 161-164. IEEE Computer Society, (2004)Analysis and implementation of low-cost FPGA-based digital pulse-width modulators., , , and . I2MTC, page 1523-1528. IEEE, (2014)Observability solutions for in-field functional test of processor-based systems: A survey and quantitative test case evaluation., , , , and . Microprocess. Microsystems, (2016)Fault Tolerant Architecture Design of a CubeSat Command and Data Handling System., , , , , , , and . LATS, page 1-6. IEEE, (2023)Early, Accurate Dependability Analysis of CAN-Based Networked Systems., , and . IEEE Des. Test Comput., 23 (1): 38-45 (2006)FPGA-controlled PCBA power-on self-test using processor's debug features., , , , and . DDECS, page 125-130. IEEE, (2016)About Performance Faults in Microprocessor Core in-field Testing., , and . LASCAS, page 229-232. IEEE, (2019)NeuroFPGA - Implementing Artificial Neural Networks on Programmable Logic Devices., , , , and . DATE, page 218-223. IEEE Computer Society, (2004)