Author of the publication

Improved direction-of-arrival estimation method based on LSTM neural networks with robustness to array imperfections.

, , , , and . Appl. Intell., 51 (7): 4420-4433 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Research on the impact of different benchmark circuits on the representative path in FPGAs., , , , , and . ASICON, page 1-3. IEEE, (2019)Integrated Analysis of the Combined Risk of Ground Subsidence, Sea Level Rise, and Natural Hazards in Coastal and Delta River Regions., , , , , , , , , and . Remote. Sens., 13 (17): 3431 (2021)Dynamic Antenna Selection for Colocated MIMO Radar., , , , and . Remote. Sens., 14 (12): 2912 (2022)Resource Optimization Strategy in Phased Array Radar Network for Multiple Target Tracking When Against Active Oppressive Interference., , , and . IEEE Syst. J., 17 (3): 3539-3550 (September 2023)Joint beam selection and power allocation in cognitive collocated MIMO radar for potential guidance application under oppressive jamming., , , , and . Digit. Signal Process., (2022)FCA-BNN: Flexible and Configurable Accelerator for Binarized Neural Networks on FPGA., , , and . IEICE Trans. Inf. Syst., 104-D (8): 1367-1377 (2021)HBDCA: A Toolchain for High-Accuracy BRAM-Defined CNN Accelerator on FPGA with Flexible Structure., , and . IEICE Trans. Inf. Syst., 104-D (10): 1724-1733 (2021)Improved direction-of-arrival estimation method based on LSTM neural networks with robustness to array imperfections., , , , and . Appl. Intell., 51 (7): 4420-4433 (2021)Research on Area Modeling Methodology for FPGA Interconnect Circuits., , , , , and . ASICON, page 1-4. IEEE, (2019)A Low-delay Configurable Register for FPGA., , , , , , and . ASICON, page 1-4. IEEE, (2019)