Author of the publication

ADD: Accelerator Design and Deploy - A tool for FPGA high-performance dataflow computing.

, , , , , , and . Concurr. Comput. Pract. Exp., (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Open Source Custom K-means Generator for AWS Cloud FPGA Accelerators., , , , , , and . SBESC, page 1-8. IEEE, (2021)ADD: Accelerator Design and Deploy - A tool for FPGA high-performance dataflow computing., , , , , , and . Concurr. Comput. Pract. Exp., (2019)Fast flow cloud: A stream dataflow framework for cloud FPGA accelerator overlays at runtime., , , , , and . Concurr. Comput. Pract. Exp., (2023)A GPU/FPGA-Based K-Means Clustering Using a Parameterized Code Generator., , , , , , , and . WSCAD, page 61-69. IEEE, (2018)Simplifying HW/SW integration to deploy multiple accelerators for CPU-FPGA heterogeneous platforms., , , , , and . SAMOS, page 97-104. ACM, (2018)From Java to FPGA: An Experience with the Intel HARP System., , , , , , and . SBAC-PAD, page 17-24. IEEE, (2018)Gene regulatory accelerators on cloud FPGA., , , , , and . Concurr. Comput. Pract. Exp., (2023)READY: A Fine-Grained Multithreading Overlay Framework for Modern CPU-FPGA Dataflow Applications., , , , , , , and . ACM Trans. Embed. Comput. Syst., 18 (5s): 56:1-56:20 (2019)