( en | de | ru )

 

Disambiguation of "Zeferino, Cesar A."

Author of the publication

copydeleteadd this publication to your clipboard
A Low-Cost Hardware Accelerator for CCSDS 123 Predictor in FPGA.

, , , and . ISCAS, page 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cesar A Hidalgo

Jane Zeferino

Simone Cesarz

Giulia Cesari

Donatella Cesare

 

Other publications of authors with the same name

An SVM-based hardware accelerator for onboard classification of hyperspectral images., , , and . SBCCI, page 18. ACM, (2019)A Hardware Accelerator for the Segmentation of Hyperspectral Images., , and . SBCCI, page 1-5. IEEE, (2020)Analysis of LEON3 systems integration for a Network-on-Chip., , , and . LATS, page 1-3. IEEE, (2018)Evaluating the CCSDS 123 Compressor Running on RISC-V and ARM Architectures., , , and . SBESC, page 1-7. IEEE, (2020)A Low-Cost Hardware Accelerator for CCSDS 123 Predictor in FPGA., , , and . ISCAS, page 1-5. IEEE, (2019)Privacy in the Internet of Things: A Study to Protect User's Data in LPR Systems Using Blockchain., , , , , and . PST, page 1-5. IEEE, (2019)A custom processor for an FPGA-based platform for automatic license plate recognition., , , and . SBCCI, page 15. ACM, (2019)A Study on Communication Issues for Systems-on-Chip., , , and . SBCCI, page 121-126. IEEE Computer Society, (2002)XIRU: Interface de Rede Extensível para Integração de Núcleos a uma Rede-em-Chip., , and . RITA, 21 (2): 10-31 (2014)The Impact of NoC Reuse on the Testing of Core-based Systems., , , , , and . VTS, page 128-133. IEEE Computer Society, (2003)