( en | de | ru )

 

Disambiguation of "Stewart, Robert W."

Author of the publication

copydeleteadd this publication to your clipboard
Editorial.

, , and . EURASIP J. Adv. Signal Process., 2005 (16): 2595-2597 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Robert Stewart

Robert W Jahn

William Stewart

Alan Stewart

Richard Stewart

 

Other publications of authors with the same name

Wideband TV White Space Transceiver Design and Implementation., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (1): 24-28 (2016)Control and Visualisation of a Software Defined Radio System on the Xilinx RFSoC Platform Using the PYNQ Framework., , , , , and . IEEE Access, (2020)Three-dimensional channel modelling using spherical statistics for multiple-input multiple-output systems., , , and . IET Commun., 3 (1): 48-56 (2009)The Fisher-Bingham Spatial Correlation Model for Multielement Antenna Systems., and . IEEE Trans. Vehicular Technology, 58 (5): 2130-2136 (2009)Improved double angle complex rotation QRD-RLS., and . FPGA, page 79-82. ACM, (2011)Secondary User Access for IoT Applications in the FM Radio Band using FS-FBMC., , and . 5G World Forum, page 468-473. IEEE, (2018)High-level synthesis for medical image processing on Systems on Chip: A case study., , , and . FPL, page 1-2. IEEE, (2016)Low FPGA area multiplier blocks for full parallel FIR filters., and . FPT, page 247-254. IEEE, (2004)Tomlinson Harashima Precoding Design for Non-Regenerative MIMO Relay Networks., , and . VTC Spring, page 1-5. IEEE, (2011)A Natively Fixed-Point Run-Time Reconfigurable FIR Filter Design Method for FPGA Hardware., , and . IEEE Open J. Circuits Syst., (2022)