Author of the publication

Evaluation of Isolation Structures against High-Frequency Substrate Coupling in Analog/Mixed-Signal Integrated Circuits.

, , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (2): 380-387 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High Throughput/Gate AES Hardware Architectures Based on Datapath Compression., , , , , , , , , and . IEEE Trans. Computers, 69 (4): 534-548 (2020)Side-channel leakage from sensor-based countermeasures against fault injection attack., , , , , and . Microelectron. J., (2019)A 0.6-V Adaptive Voltage Swing Serial Link Transmitter Using Near Threshold Body Bias Control and Jitter Estimation., , , , , , and . IEICE Trans. Electron., 103-C (10): 497-504 (2020)Foreword.. IEICE Trans. Electron., 103-C (4): 131 (2020)Foreword.. IEICE Trans. Electron., 104-C (7): 261 (2021)Design of Circuits and Packaging Systems for Security Chips.. IEICE Trans. Electron., 106 (7): 345-351 (July 2023)A 1 mm Pitch 80 × 80 Channel 322 Hz Frame-Rate Multitouch Distribution Sensor With Two-Step Dual-Mode Capacitance Scan., , , , , , and . IEEE J. Solid State Circuits, 50 (11): 2741-2749 (2015)Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation., , , and . Proc. IEEE, 94 (12): 2109-2138 (2006)Measurements and Simulation of Sensitivity of Differential-Pair Transistors against Substrate Voltage Variation., , , , , , , , and . IEICE Trans. Electron., 96-C (6): 884-893 (2013)In-Place Signal and Power Noise Waveform Capturing Within 3-D Chip Stacking., , and . IEEE Des. Test, 32 (6): 87-98 (2015)