Author of the publication

FPGA-Based Variable Length Decoders.

, , , and . VLSI-SOC, page 437-441. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A case for multi-channel memories in video recording., , , and . DATE, page 934-939. IEEE, (2009)Multiple-symbol parallel decoding for variable length codes., , , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (7): 676-685 (2004)Parallel Multiple-Symbol Variable-Length Decoding., , , , and . ICCD, page 126-131. IEEE Computer Society, (2002)Memory access characteristics of H.264 video encoder on embedded processor., , and . SiPS, page 255-260. IEEE, (2009)Discrete cosine and sine transforms - regular algorithms and pipeline architectures., , and . Signal Process., 86 (2): 230-249 (2006)Towards real-time applications in mobile web browsers., , , , and . ESTIMedia, page 57-66. IEEE Computer Society, (2012)Pipeline architecture for DCT/IDCT., , , and . ISCAS (4), page 902-905. IEEE, (2001)Pipeline architecture for two-dimensional discrete cosine transform and its inverse., , and . ICECS, page 947-950. IEEE, (2002)Implementation of two-dimensional discrete cosine transform and its inverse., , , and . EUSIPCO, page 1537-1540. IEEE, (2004)Performance analysis of multi-channel memories in mobile devices., , , and . SoC, page 128-131. IEEE, (2009)