( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
HARPA: Solutions for dependable performance under physically induced performance variability.

, , , , , , , , , , , , , , и . SAMOS, стр. 270-277. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chrysostomos Kyprianou

Annette Nicopoulos

Chrysostomos Papaioannou

Chrysostomos Mantzabinos

Chrysostomos Valderanis

 

Другие публикации лиц с тем же именем

On the Effects of Process Variation in Network-on-Chip Architectures., , , , , , и . IEEE Trans. Dependable Secur. Comput., 7 (3): 240-254 (2010)Switch folding: network-on-chip routers with time-multiplexed output ports., , , и . DATE, стр. 344-349. EDA Consortium San Jose, CA, USA / ACM DL, (2013)DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity., , , и . CoRR, (2024)ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining., , , , и . CoRR, (2022)Network-on-Chip Architectures - A Holistic Design Exploration, , и . Lecture Notes in Electrical Engineering Springer, (2010)Toward efficient check-pointing and rollback under on-demand SBST in chip multi-processors., , и . IOLTS, стр. 110-115. IEEE, (2015)Networks-on-Chip With Double-Data-Rate Links., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (12): 3103-3114 (2017)A High-Performance and Energy-Efficient Virtually Tagged Stack Cache Architecture for Multi-core Environments., , , и . HPCC, стр. 58-67. IEEE, (2011)2D Error Correction for F/F based Arrays using In-Situ Real-Time Error Detection (RTD)., , , , , , и . DFT, стр. 1-4. IEEE, (2020)Variation-aware task allocation and scheduling for MPSoC., , , , и . ICCAD, стр. 598-603. IEEE Computer Society, (2007)